Abstract-This paper studies the optimal least squares and minimax design and realization of digital synthesis filters for hybrid-filter-bank analog-to-digital converters (HFB ADCs) to meet a given spurious-free dynamic range (SFDR). The problem for designing finite-impulse-response synthesis filters is formulated as a second-order cone-programming problem, which is convex and allows linear and quadratic constraints such as peak aliasing error to be incorporated. The fixed coefficients of the designed synthesis filters are efficiently implemented using sum-of-power-of-two (SOPOT) coefficients, while the internal word length used for each intermediate data is minimized using geometric programming. The main sources of error are analyzed, and a new formula of SFDR in terms of these errors is derived. The effects of component variations of analog analysis filters on the HFB ADC are also addressed by means of two new robust HFB ADC design algorithms based on stochastic uncertainty and worst case uncertainty models. Design results show that the proposed approach offers more flexibility and better performance than conventional methods in achieving a given SFDR and that the robust design algorithms are more robust to parameter uncertainties than the nominal design in which the uncertainties are not taken into account.
I. INTRODUCTION
A HYBRID filter bank (HFB) is an efficient technique to increase the conversion speed of analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) [1] , [2] . Fig. 1 shows an -channel HFB ADC, where a set of analysis filters are used to channelize the wideband input signal into subband signals. Each subband signal is sampled and quantized at times the effective sample rate of the system by an -bit ADC in the ADC array. The digitized subband signals are upsampled by a factor of and then synthesized by means of a set of digital synthesis filters to yield the reconstructed signal. Compared to ADCs using a standard time-interleaved array conversion technique [3], HFB ADCs have the advantage of lower sensitivity to the effect of gain and phase mismatch between the converters, so the speed and resolution of conversion can be improved [4] . On the other hand, it requires a slightly more analog circuitry. Because of these reasons, HFB ADCs have been the subject of active research recently [2] , [5] - [7] . In [2] , an HFB ADC design method based on frequency-domain analysis was proposed. Analog analysis filters were designed by discrete-to continuous-time transformation. In particular, the designed discrete-time filter bank was converted into a continuous-time filter bank, and synthesis filters were designed using a fast Fourier transform. The major drawback of this approach is that it may lead to high-order continuous-time filters. In [5] , a least squares (LS) error minimization method was introduced. In [6] , a two-channel HFB ADC design algorithm was proposed. The coefficients of analog and digital filters were optimized to minimize the magnitude of the reconstruction errors using the minimax criterion.
In this paper, a new synthesis filter design algorithm for HFB ADCs using second-order cone programming (SOCP) [8] is proposed. In the proposed method, simple second-order analog Butterworth filters are employed as analysis filters so as to reduce the implementation complexity and to simplify the analog specifications. Other appropriate analog filters can also be used. Given the analysis filters, finite-impulse-response (FIR) filters are used to minimize the reconstruction errors. The problem of designing digital FIR synthesis filters is formulated as a convex optimization problem and solved using SOCP. SOCP is a kind of convex optimization problem, and the global optimal solution, if it exists, can be found. The ability of SOCP to impose linear and convex quadratic constraints allows the proposed design method to offer more flexibility in terms of design objectives such as the minimax and LS criteria and other design constraints such as peak limitations on aliasing errors and prescribed magnitude flatness on the reconstructed signal. This is of great importance in ADC design because the reconstruction errors can be masked below a certain level so that the accuracy of the entire ADC in terms of spurious-free dynamic range (SFDR) can conveniently be controlled. SFDR is an important measure of the accuracy of an ADC. It is defined as the ratio of the rootmean-square (rms) amplitude of the carrier frequency (maximum signal component) to the rms value of the next largest noise or harmonic-distortion component. The latter is governed by four main sources of error in implementing the HFB ADC, including the quantization noises from ADCs in the ADC array; the finite word-length effect, including the coefficient round-off noises and signal round-off noises; and the aliasing errors due to the HFB structure. These errors have to be masked below certain levels so that the desired SFDR can be achieved. In Section IV, a new relationship between these errors and the SFDR is derived to facilitate the design and realization of the HFB ADC.
As mentioned earlier, to satisfy a given SFDR, the peak reconstruction error at every frequency in the signal band of interest has to be masked below a certain level. This is somewhat difficult to achieve by a conventional digital synthesis filter design technique using the LS criterion [5] . Using the proposed SOCP design method, such objectives can readily be incorporated. This will be further illustrated by design examples later in Section V. Once the coefficients of digital synthesis filters are determined, the next important problems are to control the finite word length and signal round-off errors so that the given SFDR will still be satisfied. Since the designed synthesis filters have fixed filter coefficients, they can be implemented efficiently using sum-of-power-of-two (SOPOT) coefficients or canonical signed digit [11] - [14] . By using sufficient number of SOPOT terms, the reconstruction errors can be controlled to the desired level, even after coefficient quantization using these coefficients. As a result, the entire synthesis filters can be implemented without any multiplication. In addition, the redundancy in realizing the multiplications of these SOPOT coefficients can significantly be reduced by using the multiplier-block (MB) technique [15] , which gives rise to minimum adder realization. As the signal round-off noise is dependent on the word length of the intermediate data, they should appropriately be chosen to meet the given SFDR specification while reducing the hardware resources. In this paper, the geometric-programming (GP) approach proposed in [18] is used to minimize all the internal word lengths in order to satisfy the given SFDR budget. As the hardware complexity such as adder cells and registers is closely related to the internal word lengths, such a hardware resource will also be minimized. To our best knowledge, such a systematic design approach in meeting a given SFDR specification is unavailable in the literature.
Another objective of this paper is to study and address the parameter variations of analog analysis filters and their effects on the reconstruction quality of the HFB ADC. Such variations may originate from different operation environments, component-value variations, interference, and aging. These variations may degrade the overall performance of the HFB ADC significantly. Therefore, when designing digital synthesis filters, these uncertainties or possible variations in analog analysis filters should be taken into account. Two robust methods, namely, the stochastic robust design (SRD) and the worst case robust design (WCRD), are proposed to mitigate the effect of these uncertainties. The former minimizes the stochastic expectation of the design objective, and the latter regards the worst case error as the design objective. Design results show that these approaches are more robust to parameter variations introduced in analog analysis filters than conventional approaches that do not take the uncertainties into account.
The rest of this paper is organized as follows. Section II is devoted to the design of digital synthesis filters for the HFB ADC using the minimax and LS criteria. The problem of multiplierless realization and word-length determination of digital synthesis filters is discussed in Section III. Section IV analyzes the four main sources of errors in implementing HFB ADCs and presents a new relationship between the SFDR and these errors. Section V studies the robust HFB ADC design with component uncertainties. Design examples and performance evaluation of the proposed approaches are given in Section VI. Finally, conclusions are drawn in Section VII.
II. PROPOSED DESIGN USING SOCP

A. Analog Analysis Filters
For HFB ADCs, passband ripples and nonconstant group delay of analog analysis filters usually require high-order digital synthesis filters in order to achieve an accurate signal reconstruction. Butterworth filters, which have a monotonic passband magnitude response without passband ripple and nearly constant group delay, are thus good candidates for constructing analysis filters. Therefore, Butterworth filters are chosen as analog analysis filters in this paper. Other analog filters can also be used. To reduce analog components, we shall consider second-order Butterworth filters, and they are designed so as to divide the input signal approximately into equally spaced subchannels.
B. FIR Synthesis Filter Design Using SOCP
For an -channel HFB ADC, the result of filtering the input signal through the th analog analysis filter can be written as . The filtered signal is then sampled at a rate of , where is the sample period of the system. The sampled signal at the input of the th quantizer is then given by where . After quantization, the digitized signals are upsampled and filtered by digital synthesis filters. The output of the th subchannel is given by where is the digital synthesis filter of the th subchannel. The digitized signals from all subchannels are finally summed together to yield the reconstructed signal (1) Assuming that the input signal is band limited to by certain external filters, only the terms with in the inner summation of (1) remain, and it gives (2) where It can be seen from (2) that the output signal is a mixture of the frequency-shifted versions of the input signal.
represents the transfer functions of the HFB ADC.
is the distortion function representing the magnitude gain and groupdelay functions of the HFB, and , , denotes the aliasing function associated with the shifted and unwanted versions of the input signal that should ideally be eliminated. An ideal reconstruction result is obtained if the reconstructed signal is a scaled and delayed version of the input signal, which is referred to as the perfect-reconstruction (PR) condition [1] . The ideal transfer function of an HFB ADC is (3) where is a nonzero constant and is the system delay. The difference between the ideal transfer function and the real transfer function, namely, the approximation error, is given by (4) Synthesis filters should be designed so as to minimize the approximation error using a certain criterion. The design of FIR synthesis filters is considered first. Assume that the th synthesis filter is an -tap FIR filter with -transform , where is the coefficient of the th synthesis filter to be determined. Its frequency response is given by where , , and . Using FIR synthesis filters, the transfer function of the HFB ADC can be written as To approximate the PR condition in the minimax sense, we solve the following min-max problem: (5) where , is the frequency band of interest, and is a positive weighting parameter specifying the relative importance between the distortion and aliasing errors. The objective in (5) can be written as where Here, and return the real and imaginary parts of a complex number or vector, respectively, and is the two-or Euclidean norm of a vector . Hence, (5) can be reformulated as (6) Discretizing the frequency variable over a dense set of frequencies on the frequency band of interest, the constraints become .
Then, (6) can be cast to the following SOCP problem, which can readily be solved using a standard SOCP solver (7) where , ,
is an -row zero vector.
Instead of the minimax criterion, the LS error criterion (8) can also be minimized. Equation (8) can be rewritten in matrix form as (9) where To design the FIR synthesis filters using the LS criterion, we solve the following SOCP problem:
where and . The filter length of digital synthesis filters is an important parameter that determines the system performance. A longer filter length gives smaller distortion error and larger aliasingerror attenuation at the expense of increased system complexity. As mentioned in the Introduction, SFDR is an important parameter to evaluate the performance of ADCs. The relationship between the system resolution and SFDR is given by , where is the effective number of bits [19] . For a given system resolution in , the filter length in the proposed algorithm is chosen in such a way that the distortion error is reduced to less than a tenth of a decibel deviation from the ideal 0 dB, and the aliasing errors are canceled to a sufficiently low level so that, after incorporating the quantization noises from ADCs and the finite word-length effect, it will still be lower than the desired SFDR (i.e.,
). This will be discussed later in Section IV. Usually, a peak aliasing error with a few decibels lower than the desired SFDR is chosen. Then, the minimum synthesis filter length that satisfies the specification can be determined by incorporating the desired SFDR as additional convex quadratic inequalities in the SOCP framework earlier. The detailed formulation will be illustrated later in Section II-C.
Note that, for systems requiring lower reconstruction delay, the length of FIR synthesis filters can be very long. In this case, IIR filters serve as a good alternative to offer more flexibility and lower arithmetic complexity. With the design framework described earlier, we proposed in [25] to design IIR synthesis filters using the model-reduction technique in [9] and [10] . The resulting IIR synthesis filters would have a much lower filter order than their FIR counterparts, particularly for low-delay systems. More details can be found in [25] .
C. Linear and Convex Quadratic Constraints 1) Imposing linear equality constraints:
Magnitude flatness at certain frequency points in the distortion function is sometimes desirable in HFB ADC design. It can be formulated as an additional linear equality constraint in the SOCP framework.
Consider the following relation between the derivatives of the design frequency response and its ideal counterparts: (11) Equation (11) tells us that the system to be designed should approximate the desired response at up to the th order. To impose a magnitude flatness on the order of on at frequency , we have (12) Equation (12) can be written in matrix form as (13) where As linear equality constraints, (13) can readily be incorporated in the SOCP framework. It should be noted that the aforementioned constraints can be imposed at more than one frequency point as long as the total number of linear equality constraints does not exceed the length of vector .
2) Convex quadratic inequality constraints:
Apart from linear equality constraints, linear and quadratic inequality constraints can easily be incorporated in the SOCP framework. As an illustration, we shall impose a prescribed aliasing-error ripple constraint to meet a given SFDR mentioned in Section II-B. Letting be the desired peak aliasing error to be imposed in a frequency band (a collection of frequency bands is also feasible), the peak error constraint can be written as (14) Similar to the minimax case, (14) can be rewritten as (15) where . Discretizing (15), the resulting constraints on the peak ripples can be augmented to the existing constraints in (7) and (10) for the minimax and LS criteria as a set of second-order cone constraints, respectively.
III. MULTIPLIERLESS REALIZATION OF THE PROPOSED DIGITAL SYNTHESIS FILTERS
In this section, the multiplierless realization and word-length determination of the designed digital synthesis filters to meet a given SFDR are described successively in Sections III-A and III-B. Since adder cells and/or registers are usually the major hardware resources in our systems, their numbers are employed as the measure of the hardware complexity. Other measures can also be used with slight modification of these algorithms.
A. Multiplierless Realization Using SOPOT Coefficients
In the SOPOT representations, the constant coefficients in each digital filter can efficiently be implemented as limited number of shifts and additions as follows: (16) where and ; and are positive integers, and their values determine the dynamic range of the coefficients; and is the number of terms used in the coefficient approximation. The SOPOT representation for the designed real-valued coefficients 's of digital synthesis filters can be obtained by a number of existing methods [12] , [14] , [16] . Here, we shall employ the random-search algorithm reported in [16] because different types of constraints can easily be incorporated. The objective function to be minimized can be written as follows: (17) where is the peak ripple error; is the total number of SOPOT terms used to implement all the SOPOT coefficients; is the transfer function of the HFB ADC where digital synthesis filters are represented using SOPOT coefficients; -is the maximum tolerance of the peak reconstruction distortion error; andis the maximum tolerance of the peak aliasing error. The selection ofandis related to the desired SFDR, and it will be further discussed in Section IV. Let be the vector containing the SOPOT coefficients. The random-search algorithm repetitively calculates a candidate given by (18) where is a random vector with elements chosen in the range of 1, is a user-defined variable used to control the size of the neighborhood to be searched, and is the rounding operator that converts every element inside the input vector to its closest SOPOT value bounded between and . The set that yields the minimum total number of SOPOT terms, while satisfying the given specifications, is declared as the optimum solution. To further reduce the implementation complexity, the MB technique proposed in [15] is also employed. The MB method reduces the redundancies in implementing all the SOPOT coefficients by removing possible common subexpressions in their representations. FIR synthesis filters can be implemented in their transposed form so that redundant additions in the SOPOT products can be removed by an MB, which greatly reduces the arithmetic complexity. More details of the MB technique can be found in [15] .
B. Word-Length Determination
Once the SOPOT coefficients are obtained, the word length of the intermediate signals shall be determined to minimize the hardware costs while satisfying the given SFDR budget. Here, the word length is allowed to be variable, and the GP approach proposed in [18] is adopted for word-length determination.
In the fixed-point arithmetic, each intermediate signal can be represented in the form of , where is the number of integer bits and is the number of fractional bits. We shall minimize the number of fractional bits of the intermediate signals while satisfying the prescribed accuracy. Letting be the maximum allowed signal round-off noise power for a given finite word-length accuracy at the channel output, the problem of finding the word lengths of digital synthesis filters can be formulated as the following optimization problem: (19) where is a constant weight vector, is the variable vector representing the fractional part of the word lengths of all rounding sources to be determined, , is the transfer function from the th rounding source to the channel output, and is the impulse response corresponding to . In most cases, , the th element of , is chosen as one for all 's. The selection of will be discussed later in Section IV. If we allow to take on real values, and introducing a new variable , one gets the equivalent GP problem of (19) as follows: (20) where and . The constraint is used to avoid a negative value of . As the solution of is real valued, the required integer solution can be obtained by rounding them off to the next largest integers or can further be refined using the bit-allocation algorithm [18] .
IV. ERROR ANALYSIS AND SFDR OF HBF ADCS
From the previous discussion, we can see that, when implementing HFB ADCs, there are four main sources of errors: the quantization noises from ADCs in the ADC array, the intermediate-signal round-off noises due to their finite word lengths, the coefficient round-off error after using the SOPOT representation, and the aliasing errors caused by the HFB structure. For a single-tone input signal with amplitude , the maximum rms value of the aliasing component will be -since, in the worse case, two aliasing components may overlap with each other. After using the SOPOT representation, the minimum value of the signal amplitude is -. The signal round-off error and ADC quantization error will further yield a component with an rms value that is equal to since the two components can be modeled as independent white Gaussian processes. is the noise power at the output of the HFB ADC due to the quantization error of ADCs in the subchannels. As a result, the SFDR at the channel output is
We now evaluate . For sufficiently large number of bits, the quantization error of the ADC in the th subchannel can be modeled as a random process with zero mean and variance , where is the number of bits in each ADC. The noise component due to the th branch is (22) where is the impulse response of the th synthesis filter. is cyclostationary with zero mean and variances where is the impulse response of the th polyphase component of . Hence, is periodic with a period of . Since the quantization noises of ADCs can be considered to be independent, the total output power is given by (23) Letting , we have (24) - (25) where --The effective number of bits of this ADC is then given by
For the unit signal amplitude, one gets --
Therefore, to satisfy the specified reconstruction accuracy in terms of SFDR or effective number of bits, should be equal or larger than so that -, where is the desired SFDR.
V. DESIGN WITH PARAMETER UNCERTAINTIES
Another objective of this paper is to study the imperfections of HFB ADCs and their effects on the reconstruction results. There are two main imperfections in HFB ADCs: the mismatch errors, such as gain and time mismatch between converters, and the component variations of analog analysis filters. The robustness of HBF ADCs to the mismatch errors has been illustrated in [3] . Therefore, in this paper, we only focus on the component uncertainties in analog analysis filters.
Hardware components, such as transistors and resistors of analog analysis filters, tend to be influenced by environments and manufacturing processes. Hence, the characteristics of analog analysis filters may be influenced by these parameter uncertainties. Assuming that there are such analog parameters in the th analysis filter that could possibly be affected with uncertainties , the frequency response of the th analog analysis filter can be modeled by the first-order Taylor series expansion as follows: (28) where , is the variation of the th parameter of the th analog analysis filter, , and is the desired frequency response of the th analog analysis filter. Accordingly, the transfer function can be written as (29) where . Substituting (29) into the approximation error in (4), we have
where Compared to (4), (30) has an additional term , which originates from the parameter variations. If only the first two terms are considered, (30) will reduce to the nominal-design algorithm discussed previously. The reconstruction result may seriously be degraded due to . To reduce the sensitivity and effects of parameter variations on the reconstruction quality, two robust design methods, namely, the SRD and WCRD, are proposed hereinafter.
A. Stochastic Robust Design (SRD)
In SRD, 's are treated as zero-mean uncorrelated random variables with variance . For simplicity, is assumed to be identical for all 's and is denoted by . The weighted peak expected value of is minimized and leads to the following problem:
(31) where denotes the expectation operator. More specifically, can be expressed as follows:
To simplify the notation, we define Thus, can be written in a more compact matrix form as
where Taking the expectation of , we have
where , , and . After some manipulations, becomes a block-diagonal matrix, with the th block given by Hence, the design problem is formulated as the following SOCP problem:
(34) Discretizing the frequency variable over a dense set of frequencies on the frequency band of interest, the constraints become . Then, (34) can be written in a standard SOCP form as follows: (35) where , , , , , and . Equation (35) can readily be solved using a standard SOCP solver.
B. WCRD
Instead of minimizing the weighted peak expected value of , we can minimize the weighted worst-case error for bounded uncertainties in the variations, i.e., , where , returns the maximum value of , and is a bound obtained from prior knowledge on the parameter variations. This is referred to as the WCRD. In this section, several HFB ADCs are designed to evaluate the effectiveness of the proposed algorithms. The minimax and LS designs, the constrained design with prescribed magnitude flatness and peak aliasing errors, and the robust design with component uncertainties are all considered. Unless otherwise specified, the order of FIR synthesis filters, scale factor , system delay , and the number of frequency sample points of the design examples are set to 80, 1, 40, and 100, respectively. The SOCP problems are solved by the SeDuMi Matlab toolbox [20] , and GP optimization is carried out using the MOSEK Matlab toolbox [21] .
Example 1: Nominal design without parameter uncertainties and constraints: In this example, a four-channel 12-bit system is designed. The desired SFDR is dB. As described in Section II, when designing real-valued digital synthesis filters, the aliasing errors should be canceled by a few decibels lower than the desired SFDR to account for the quantization errors in ADCs in the ADC array and the finite wordlength effect during implementation. Then, the aliasing errors are required to be canceled below 90 dB in this example. The nominal minimax and LS designs without constraints and parameter uncertainties are considered. Analog analysis filters are chosen as second-order Butterworth filters. FIR synthesis filters are designed using the minimax and LS criteria, as discussed in Section II-B. An oversampling ratio of 6% is applied so that the input signal is bandlimited to , and its spectrum is zero at the don't care band . for are set to 1 in signal band and to 0 at . As the error minimization method proposed in [5] also used analog analysis filters with simple structure, this method is also carried out for comparison. The frequency responses of the three designed HFB ADCs are shown in Fig. 2 . For the distortion error, the maximum deviations from 0 dB of the proposed minimax and LS design in the frequency band are 0.06 and 0.065 dB, respectively. The aliasing errors of the two proposed design methods are suppressed to below 90 dB in . In contrast, the error minimization method in [5] has a much larger aliasing error in the frequency band and cannot satisfy the desired SFDR. The distortion and aliasing errors of the two proposed design methods mostly concentrate at and do not severely limit the usable bandwidth of the system. This is attributed to the optimality of the SOCP formulation.
We now present the multiplierless realization of synthesis filters of the proposed minimax and LS approaches. Given the coefficients of synthesis filters, the output power of the quantization noises of ADCs can be determined using (24) . Some 15-bit ADCs are assumed to be used in the ADC array. The quantization noise power of a 15-bit ADC is about , and according to (24) , we have the quantization noise power at the output given by for the minimax approach and for the LS approach. -andare set to 40 dB (the maximum allowed deviation of the magnitude of the reconstructed signal from 0 dB is 0.09 dB) and 83 dB , respectively, and is required to be smaller than . According to (25) , if all specifications are satisfied, we have -dB for the two proposed approaches. Given the accuracy specification, the SOPOT representation for each coefficient of the designed synthesis filters are then determined, as described in Section III. Using the GP formulation, the optimal word-length format for each intermediate signal is obtained. Fig. 3 shows the frequency responses of the two proposed approaches using SOPOT coefficients. In the interested frequency band , for both two approaches, the maximum deviation of the reconstructed signals from 0 dB is 0.09 dB, and the peak aliasing error in each subchannel is 83 dB. The output-signal round-off noise is . Hence, the two reconstruction systems have an SFDR that is larger than 73.3 dB, and we have the effective bits --in the interested band. The hardware complexity for the designed synthesis filters in terms of multipliers and adders is summarized in Table I . It can be seen that the synthesis filters with real-valued coefficients require 324 multipliers and 321 adders. On the other hand, the multiplierless realization using SOPOT coefficients requires 1058 and 1072 adders for the minimax and LS designs, respectively. After using the MB technique, the number of adders is further reduced to 508 and 529.
Example 2: Nominal design with linear and convex quadratic constraints: In this example, we consider the constrained design with prescribed magnitude flatness and peak aliasing error. The configurations in this example are the same as those in Example 1, except that there are two constraints imposed in this example: A first-order magnitude flatness constraint is imposed at the discretized frequency points in to improve the reconstruction quality at low frequency, and peak-aliasing-error constraints are imposed in the frequency band to limit the aliasing errors to below 100 dB so that the 15-bit accuracy requirement can be satisfied in this frequency band. The results so obtained are shown in Fig. 4 . It can be seen from Fig. 4 that all constraints are satisfied at the expense of larger distortion ripples and aliasing errors in the frequency band . This shows that there is a tradeoff between the usable bandwidth and the peak errors and, hence, the accuracy of the reconstruction systems. This example shows that the proposed algorithm offers more flexibility in error control than the traditional algorithms. This is contributed to the SOCP framework.
Example 3: Robust design with parameter uncertainties: In this example, the performances of the two robust design methods, namely, the SRD and WCRD, are evaluated. The nominal minimax design is also carried out for comparison. The filter length of digital synthesis filters are set to 81 for all the three designs. In this example, the parameters of analog analysis filters are not deterministic. In each analog analysis filter, there are four parameters that could possibly be affected with uncertainties. For simplicity, , , are set to be . The uncertainties are Gaussian distributed with zero mean and variance . In both methods, is set to be 0.001. Accordingly, approximately 68%, 95%, and 99.7% of the parameters are within one, two, and three standard deviations of the mean. Therefore, in the WCRD method, a bound of twice the standard deviation from the mean is chosen, i.e., , . This contains 95% of the possible parameter variations. The SRD and WCRD methods are then carried out, as described in Section V. Fig. 5 shows the LS approximation residue of the three algorithms versus the uncertainty power . is increased from 0 to 0.02. Given , the parameter uncertainties are randomly generated, and the frequency responses of the three designs are then calculated according to the generated parameter uncertainties. For each given , this procedure is repeated 100 times to get the average performance. From , the minimax design gives the smallest approximation error. However, it is quite sensitive to the parameter uncertainties, and the error increases rapidly when increases. The WCRD technique has a comparable but slightly inferior performance at zero noise power, while its performance in the uncertainty interval is considerably better. This is attributed to the incorporation of the parameter uncertainty model and the worst case error minimization in the algorithm. The SRD method has a performance that is somewhat between the two. To evaluate the performance more clearly, we set to 0 and 0.001, respectively, to compare the frequency responses of the three designs. Fig. 6 shows the frequency response of the three designs when . As expected, the minimax design gives a slightly better performance than the two robust designs. Fig. 7 shows the design results when . Both robust design algorithms offer improved robustness to the parameter variations over the minimax design. The aliasing errors of the minimax design are suppressed to 62 dB. The aliasing errors of the two robust design methods are suppressed to 66 dB at the desired frequency band . The WCRD method has a slight better performance than the SRD method in this scenario.
VII. CONCLUSION
The optimal LS and minimax designs of digital synthesis filters for HFB ADCs using SOCP have been presented. The SOCP formulation is convex, and it allows linear and quadratic constraints such as prescribed signal reconstruction magnitude flatness and aliasing canceling error to be incorporated. A multiplierless hardware implementation of the proposed digital synthesis filters using SOPOT coefficients and the MB technique has been presented to minimize the hardware complexity of realization. The hardware-resource requirement was further reduced by minimizing the total internal word lengths. Two new robust design algorithms, namely, the SRD and WCRD, have been presented to reduce the sensitivity of the HFB ADC to parameter uncertainties. The designs of several reconstruction systems have also presented to illustrate the effectiveness of the proposed approaches. Design results have shown that the SOCP approach offers more flexibility than conventional methods and that the robust design algorithms are more robust to parameter uncertainties than the nominal design when the uncertainties are taken into account.
